[Nvidia Reportedly Considering Reducing Memory Capacity of Rubin Ultra Chip]

Published: Aug 7, 2026 18:30

According to "The Information," Nvidia (NVDA.O) is considering significant adjustments to the memory configuration of its next-generation graphics processor, Rubin Ultra, to address the shortage of high-end high-bandwidth memory chips. People familiar with the matter revealed that Nvidia has tested multiple versions of the Rubin Ultra graphics cards over the past few weeks. Some of these versions feature memory capacities lower than the initially announced specifications, primarily because the company may be unable to obtain sufficient high-end memory to meet the supply requirements of the original design.

Although reducing the memory will have some impact on chip performance, Nvidia can compensate through other technical means. However, if other AI enterprises adopt this reduced-memory chip to run large AI models, they will need to use a larger number of chips than originally required.

Data Source Statement: Except for publicly available information, all other data are processed by SMM based on publicly available information, market communication, and relying on SMM's internal database model. They are for reference only and do not constitute decision-making recommendations.

For any inquiries or for more information, please contact: lemonzhao@smm.cn
For more information on how to access our research reports, please contact:service.en@smm.cn
Related News
[CPCA: In July 1-31, the national passenger car new energy market retail sales reached 970,000 units, down 2% YoY]
6 hours ago
[CPCA: In July 1-31, the national passenger car new energy market retail sales reached 970,000 units, down 2% YoY]
Read More
[CPCA: In July 1-31, the national passenger car new energy market retail sales reached 970,000 units, down 2% YoY]
[CPCA: In July 1-31, the national passenger car new energy market retail sales reached 970,000 units, down 2% YoY]
The China Passenger Car Association (CPCA) released data showing that from July 1 to 31, retail sales of new energy passenger vehicles in China totaled 970,000 units, down 2% YoY and down 4% MoM, with year-to-date cumulative retail sales reaching 5.675 million units, down 12% YoY; from July 1 to 31, wholesale of new energy passenger vehicles by producers reached 1.463 million units, up 24% YoY but down 1% MoM, with year-to-date cumulative wholesale reaching 8.251 million units, up 8% YoY. From July 1 to 31, the retail penetration rate of the national new energy market was 64.4%; the wholesale penetration rate of new energy passenger vehicles by producers was 65.3%.
6 hours ago
[Samsung Unveils BV-NAND, zHBM, and zNAND-O: 10x Density, 3x Energy Efficiency Over HBM5]
6 hours ago
[Samsung Unveils BV-NAND, zHBM, and zNAND-O: 10x Density, 3x Energy Efficiency Over HBM5]
Read More
[Samsung Unveils BV-NAND, zHBM, and zNAND-O: 10x Density, 3x Energy Efficiency Over HBM5]
[Samsung Unveils BV-NAND, zHBM, and zNAND-O: 10x Density, 3x Energy Efficiency Over HBM5]
Samsung unveiled the V10 Bonding V-NAND (BV-NAND) prototype and the industry’s first conceptual models of zHBM and zNAND-O architectures at the Future of Memory and Storage (FMS) conference held in Santa Clara, California, US. The BV-NAND chip features over 400 layers and adopts a novel wafer bonding architecture to enhance memory density and performance. Compared with the previous-generation V9 NAND, it delivers approximately 58% higher memory density, along with significant improvements in read, write, and I/O performance, meeting the demands of AI systems for higher-capacity, more energy-efficient memory solutions. For the zHBM and zNAND-O architectures, Samsung achieves greater data capacity in a smaller footprint by vertically stacking memory cells. Unlike conventional HBM, which is packaged side-by-side with AI processors, zHBM stacks memory vertically on top of the AI accelerator, thereby shortening data transfer distances, increasing bandwidth, and boosting energy efficiency. Samsung stated that its wafer bonding technology is expected to deliver more than 10 times the memory density of conventional HBM5, improve energy efficiency by 3 times, and reduce thermal resistance by more than half.
6 hours ago
[TSMC's N2 Process Capacity Sufficient but DRAM Shortage, Apple iPhone 18 Stockpiling Faces Pressure]
6 hours ago
[TSMC's N2 Process Capacity Sufficient but DRAM Shortage, Apple iPhone 18 Stockpiling Faces Pressure]
Read More
[TSMC's N2 Process Capacity Sufficient but DRAM Shortage, Apple iPhone 18 Stockpiling Faces Pressure]
[TSMC's N2 Process Capacity Sufficient but DRAM Shortage, Apple iPhone 18 Stockpiling Faces Pressure]
Independent tech journalist Tim Culpan pointed out that the A20 Pro processor wafers produced by TSMC’s N2 process are showing good yield and sufficient capacity, with processor production basically ready, and that this process is not a bottleneck affecting iPhone shipments. However, due to a severe shortage of DRAM supply, the completed processor wafers cannot be subsequently packaged, leading to inventory buildup and putting pressure on Apple and its supply chain’s stockpiling. With only weeks to go before the release of the iPhone 18 series and the foldable iPhone Ultra, Apple and its supply chain assemblers are urgently seeking more mobile DRAM chip supply. In terms of DRAM supply, Apple currently relies primarily on Micron Technology, while also sourcing from SK Hynix and Samsung.
6 hours ago